Functional verification is the task of verifying that a logic design conforms to specification. Functional verification attempts to answer the question "Does this proposed design do what is intended? " This is complex and takes the majority of time and effort (up to 70% of design and development time) in most large electronic system design projects.
Functional verification is the task of verifying that a logic design conforms to specification. Functional verification attempts to answer the question "Does this proposed design do what is intended? " This is complex and takes the majority of time and effort (up to 70% of design and development time) in most large electronic system design projects.
Source: Wikipedia "Functional verification" · CC BY-SA 4.0
Share this article: X · Bluesky