Latency oriented processor architecture

Latency oriented processor architecture is the microarchitecture of a microprocessor designed to serve a serial computing thread with a low latency. This is typical of most central processing units (CPU) being developed since the 1970s.

Source: Wikipedia — Latency oriented processor architecture (CC BY-SA 4.0)