The OpenRISC 1200 (OR1200) is an implementation of the open source OpenRISC 1000 RISC architecture. A synthesizable CPU core, it was for many years maintained by developers at OpenCores.org, although, since 2015, that activity has now been taken over by the Free and Open Source Silicon Foundation at the librecores.org website.
The OpenRISC 1200 (OR1200) is an implementation of the open source OpenRISC 1000 RISC architecture. A synthesizable CPU core, it was for many years maintained by developers at OpenCores.org, although, since 2015, that activity has now been taken over by the Free and Open Source Silicon Foundation at the librecores.org website.
Source: Wikipedia "OpenRISC 1200" · CC BY-SA 4.0
Share this article: X · Bluesky