Reconvergent fan-out
Reconvergent fan-out is a circuit design technique to make VLSI logic simulation less pessimistic. Static timing analysis tries to figure out the best and worst case time estimate for each signal as they pass through an electronic device.